Abstract-A low voltage wideband CMOS down-conversion mixer is described. The g m -boosted and the current-bleeding techniques are employed to improve the linearity of the proposed mixer. The mixer implemented by tsmc 0.18 μm CMOS process achieves maximum input third-order intercept point (IIP3) of 2.6 dBm, power conversion gains of 6.9 dB, and single side-band noise figure (SSB NF) 20.8 dB. The mixer operates over the entire 1.4-3.6 GHz LTE-advanced bands and consumes 6.5 mA of current from a 1.2 V power supply.
depicted in September 2009. The LTE-advanced operating bands are 698-960 MHz, 1710-2025 MHz, 2110-2200 MHz, 2500-2690 MHz and 3400-3600 MHz, respectively. Table I summarizes the comparison between the fixed IEEE 802.16m standard and the LTE-Advanced standard. Table I reveals WiMAX and LTE-Advanced technical specifications. [2] . Fig. 1 illustrates the direct-conversion receiver architecture. The direct-conversion receiver architecture includes band pass filters (BPFs), a low noise amplifier (LNA), mixers, a local oscillator (LO), low pass filters (LPFs), and amplifiers in the paths of receiving. The RF signal is received from the antenna, then amplified by the LNA. The LNA exhibits the signal amplification and low noise characteristic. The mixer demonstrates the function of frequency translation which converts the signal from high frequency to lower frequency. The signal to drive the local oscillator port of the mixers is generated by the LO. The BPFs/LPFs suppress the noise in the stopband and allow the signal at the passband pass through [3] . In the radio frequency (RF) receiver design, the linearity and noise of a receiver is calculated by (1) (2) where A n denotes the n-th loaded voltage gain, and IIP3 n represents the IIP3 magnitude of the n-th stage, G n denotes the n-th loaded power gain, and F n represents the noise factor of the n-th stage. It shows the linearity of a receiver is dominated by the ones located following the first stage of the receiver. The overall noise performance of the receiver is affected by the first stage of the receiver such as LNA [4] , [5] . The more IIP3 n increases, the more IIP3 total can be improved. IIP3 of a receiver is dominated by the subsequent circuits such as mixers in the receiver design.
II. DESIGN METHODOLOGY OF MIXERS
As mentioned previously, the linearity of the mixer dominates the overall linearity of the receiver. So far, due to the nonlinear phenomenon of the transconductor stage, lots of methods have been proposed to improve the linearity of the mixer. A Gilbert cell mixer which adopts source degeneration connected to the sources of the transconductor stage is commonly revealed [6] . While employing the method depicted previously, trade-offs between the linearity and the conversion gain are considered. Another way to improve the linearity of a mixer is based on CMOS g m Cell composed of the tanh functions [7] , [8] . The transconductance linearization by multiple gated transistors compensation is depicted in [9] , [10] . This architecture also leads to more power consumption due to the additional current path. The multiple gated transistors compensation also suffers from more passive devices for the compensated transistor. To adjust the threshold voltage (V th ) of the compensated transistor is a modified compensation method [11] , but the negative bulk-source voltage will complicate the bias circuit design and power plan. Fig.1 shows the gm-boosted common gate (CG) topology. M1 realizes a CG transistor and the inverting amplifier between gate and source of the CG transistor is employed for the g m -boosted technique. Owing to the noisy inverting amplifier, g m -boosted architecture can be realized by a capacitor. The CG architecture with the capacitor cross-coupling technique is suitable for the impedance matching to 50 Ω by the equivalent impedance and noise evaluation [12] - [14] ( )
where α denotes a device-dependent parameter, and γ is a bias-dependent parameter. Due to the g m -boosted CG and the capacitor cross-coupling technique, the CG and common source (CS) topologies can be realized in a g m -boosted capacitor cross-coupling transconductor stage and the third-order intermodulation (IM3) of a transconductor stage can be suppressed. However, the overall gain of the topology is attenuated by the CG topology. The gain and linearity of the g m -boosted CG can be improved by adopting the current-bleeding technique [15] .
The proposed high-linearity mixer with a g m -boosted current-bleeding transconductor stage is depicted in Fig. 2 The proposed g m -boosted current-bleeding transconductor stage compensates the IM3 phenomenon by adjusting the bleeding current and cross-coupling capacitors. However, the bleeding current also increases the power consumption of the mixer. In the mixer design, the trade-offs between IIP3, conversion gain and NF are the main design considerations. Due to the NF of the receiver is dominated by the NF of the LNA, the proposed mixer can be optimized in the aspects of linearity and conversion gain. 
III. SIMULATION RESULTS
The simulator for the circuit simulation is Agilent Advance Design System (ADS) 2009. The proposed mixer is realized by tsmc 0.18 μm Mixed Signal CMOS RF model. The RF is from 1.4 GHz to 3.6 GHz in the simulation of the proposed mixer, Due to the fixed IF of 10 MHz, the LO frequency is from 1.39 GHz to 3.59 GHz. The active current of the mixeris about 6.5 mA from a 1.2 V supply voltage. The three terminals of RF, LO and IF ports will be matched to 50Ω for optimizing the mixer. The Return loss (RL) of RF port on Smith chart is illustrated in Fig.4 . The RL of the RF port reveals the matched state. The red circles are the impedance from 1.4 GHz to 3.6 GHz. Although the RL of RF is more than -10 dBm from 1.4-1.5 GHz, the proposed mixer can still operate appropriately. The simulation results of the RL of the IF port on Smith chart are illustrated in Fig. 5 . The points denote the impedance from 5 MHz to 100 MHz. As shown in Fig. 6 , the maximum conversion gain reached the peak value of 8.3 dB at the RF of 2.3 GHz when the LO power is -5 dBm. To optimize the overall performance of the proposed mixer, the LO power is -8 dBm The conversion gain of the proposed mixer is 4.3-6.9 dB and the SSB NF is 20.8-23.2dB. International Journal of Modeling and Optimization, Vol. 2, No. 1, February 2012 IIP3 of the mixer is calculated by using a two-tone testing. The frequency spacing in the two-tone test is set to be 300 kHz which is the channel spacing in a LTE-advanced system. Fig. 7 illustrates CG and IIP3 versus RF. The conversion gains are 4.3-6.9 dB. The extrapolation plot of IIP3 is illustrated in Fig. 8 and the maximum measured IIP3 achieves 2.6 dBm at 3.6 GHz and the minimum IIP3 is -0.6 dBm at 1.4 GHz. The simulation results of P-1dB is shown in Fig. 9 , which achieves -13 dBm alongside the various RF input power at 2.4 GHz. The simulation results of other mixers are compared by the same design consideration in optimizing the linearity. Table II summarizes the simulation results of the proposed mixer. The proposed mixer reveals excellent properties of linearity and power consumption. IV. CONCLUSION A 1.2 V wideband high-linearity CMOS mixer with the g m -boosted current-bleeding transcondutor stage is presented. The proposed mixer operates at the RF of 1.4-3.6 GHz, the LO frequency of 1.39-3.59 GHz, and IF of 10 MHz, respectively. The mixer is realized by adopting the linearity compensation method based on the g m -boosted current-bleeding transconductor. Both of the conversion gain and the linearity are improved. The mixer consumes 7.8 mW from a 1.2 V power supply. The simulation results of the proposed mixer exhibits maximum power conversion gain of 6.9 dB, IIP3 of 2.6 dBm, and single side-band noise figure of 20.8 dB. The proposed mixer reveals high conversion gain and IIP3 and is suitable for LTE-advanced applications.
